

11/13/03

SHEET 1 OF 1

FORM PTO-1449  INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (USE SEVERAL SHEETS IF NECESSARY)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. MICRON.271A	APPLICATION NO. <u>Unknown</u> <u>10/712,212</u>
		APPLICANT Smith, et al.	
		FILING DATE Herewith	GROUP <u>Unknown</u> <u>2815</u>

## **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)

## **FOREIGN PATENT DOCUMENTS**

**EXAMINER  
INITIAL**

**OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)**

<i>Ole</i>	Yanagisawa, et al.; TRENCH TRANSISTOR CELL WITH SELF-ALIGNED CONTACT (TSAC) FOR MEGABIT MOS DRAM; 1st LSI Division, NEC Corporation; 1120 Shimokuzawa, Sagamihara, Kanagawa 229, Japan; Pages 132-135.
<i>Ole</i>	Landgraf, et al.; SCALABLE HIGH VOLTAGE TRENCHGATE TRANSISTOR FOR FLASH; University of Regensburg, Conference: ESSDERC 2000; 93040 Regensburg, Germany; Pages 380-383.
<i>Ole</i>	Hieda, et al.; SUB-HALF-MICROMETER CONCAVE MOSFET WITH DOUBLE LDD STRUCTURE; IEEE Transactions on Electron Devices, Vol. 39, No. 3, March, 1992, Pages 671-676.
	Sakao, et al. A STRAIGHT-LINE TRENCH ISOLATION AND TRENCH-GATE TRANSISTOR (SLIT) CELL FOR GIGA-BIT DRAMS; ULSI Device Development Laboratories, NEC Corporation; 1120, Shimokuzawa, Sagamihara, Kanagawa 229, Japan; Pages 19 and 20. <i>No date</i>

MT/YR  
\*1986  
\*2000

H:\DOCS\KJL\KJL-2486.DOC/mng  
111303

\* No month cited.

EXAMINER *D. Miller* DATE CONSIDERED *2/8/05*  
"EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT  
IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.